

Optical Interconnection Design Innovator

# 400G QSFP112 SR4 Optical Transceiver Module for liquid cooling P/N: GL-Q401SR4-MXXA

### Features

- ✓ 4 channels full-duplex transceiver modules
- ✓ Transmission data rate up to 106.25G per channel
- ✓ 4x106.25Gbps PAM4 transmitter and PAM4 receiver
- ✓ 4 channels 850nm VCSEL array
- ✓ 4 channels PIN photo detector array
- ✓ Internal CDR circuits on both receiver and transmitter channels
- ✓ Power consumption <8W</li>
- Hot Pluggable QSFP112 form factor and Compliant with CMIS
- ✓ Maximum link length of 60m on OM3 Multimode Fiber and 100m on OM4 with FEC
- ✓ Male MPO12 APC pigtail
- ✓ Built-in digital diagnostic functions
- ✓ Operating case temperature 0°C to +70°C
- ✓ 3.3V power supply voltage
- ✓ RoHS compliant(lead free)

#### **Applications**

- ✓ IEEE 802.3db 400GBASE-SR4 Ethernet (PAM4)
- ✓ The transceiver is designed for Ethernet, Telecom and Infiniband use cases.
- Especially design for liquid immersion environment

#### Description

The Gigalight GL-Q401SR4-MXXA is a high performance module for short-range multi-lane data communication and interconnection applications in liquid immersion environment. It integrates Four data lanes in each direction with 4x53.125GBd. Each lane can operate at 106.25Gbps up to 60 m using OM3 fiber or 100 m using OM4 fiber with FEC. These modules are designed to operate over multimode fiber systems using a nominal wavelength of 850nm.

The optical interface uses male MPO12 APC pigtail. The Common Management Interface





Optical Interconnection Design Innovator

Specification (CMIS) for QSFP112 modules, This module incorporates Gigalight Technologies proven circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.



Figure1. Module Block Diagram

# Advantage



Figure 2. Liquid cooling advantage

As the requirement of data traffic keeping growth and the heat flux emitted by datacenter internal chips increases constantly, traditional air cooling methods are under pressure. Liquid cooling technologies removes the heat more efficiently with dielectric fluids that have high heat capacity to improve the efficiency of energy in datacenter.

Gigalight solved the lack of optical transceivers which perform reliability in immersion even liquid immersion depth up to 10m, the Liquid cooling optical series transceiver is suitable for liquid cooling server & system, this series product are compatible with fluorinated liquid and mineral oils well.



www.gigalight.com

#### Absolute Maximum Ratings

Optical Interconnection Design Innovator

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	٥C
Case Operating Temperature	Тор	0	70	٥C
Humidity(non-condensing)	Rh	5	95	%

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Мах	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Тса	0		70	°C
Data Rate Per Lane			106.25		Gbps
Humidity	Rh	5		85	%
Power Dissipation	Pm		7.3	8	W
Fiber Bend Radius	Rb	3			cm
Liquid immersion depth				10	m

## **Electrical Specifications**

Parameter	Symbol	Min	Typical	Мах	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔVin	400		900	mVp-p
Differential output voltage	ΔVout			850	mVp-p
Bit Error Rate	BER			2.4E-4	-
Input Logic Level High	VIH	2.0		V <sub>cc</sub>	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	V <sub>OH</sub>	V <sub>cc</sub> -0.5		V <sub>cc</sub>	V
Output Logic Level Low	V <sub>OL</sub>	0		0.4	V
Input Logic Level High	VIH	2.0		V <sub>cc</sub>	V

#### Note:

- 1. BER=2.4E-4; PRBS31Q@53.125GBd. Pre-FEC
- 2. Differential input voltage amplitude is measured between TxnP and TxnN.
- 3. Differential output voltage amplitude is measured between RxnP and RxnN.



www.gigalight.com

Optical Interconnection Design Innovator

#### **Optical Characteristics**

## **Table 3 - Optical Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit	Notes		
Transmitter								
Centre Wavelength	λc	844	850	863	nm	-		
RMS spectral width	Δλ	-	-	0.6	nm	-		
Average launch power, each lane	Pout	-4.6	-	4	dBm	-		
Optical Modulation Amplitude (OMAouter), each lane	OMA	-2.6		3.5	dBm	-		
Transmitter and dispersion eye closure for PAM4(TDECQ),each lane	TDECQ			4.4	dB			
Extinction Ratio	ER	2.5	-	-	dB	-		
Average launch power of OFF transmitter, each lane				-30	dB	-		
		Receive	r					
Centre Wavelength	λς	842	850	948	nm	-		
Receiver Sensitivity in OMAout	RXsen			max (- 4.6,TECQ 6.4)	dBm	1		
Stressed Receiver Sensitivity in OMAout	SRS			-2	dBm	2		
Maximum Average power at receiver , each lane input, each lane				4	dBm	-		
Minimum Average power at receiver , each lane		-6.4			dBm			
Receiver Reflectance				-15	dB	-		
LOS Assert	LOSA	-15		-8.5	dBm	-		
LOS De-Assert	LOSD			-6.5	dBm	-		
LOS Hysteresis	LOSH	0.5			dB	-		

#### Note:

- 1. Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC.
- 2. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.



www.gigalight.com

Optical Interconnection Design Innovator

## **Digital Diagnostic Specification**

Parameter	Symbol	Min	Typical	Max	Units	Notes
Transceiver Case Temperature	DMI_Temp	-3		+3	°C	Over operating temp
Supply voltage monitor absolute error	DMI_VCC	-0.1		0.1	V	Full operating range
Channel RX power monitor absolute error	DMI_RX	-2		+2	dB	Per channel
Channel Bias current monitor	DMI_Ibias	-10%		+10%	mA	Per channel
Channel TX power monitor absolute error	DMI_TX	-2		+2	dB	Per channel

## **Pin Description**

Pad	Logic	Symbol	Description	Plug Sequence <sup>4</sup>	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-I	ModSelL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		VccRx	+3.3V Power Supply Receiver	2	2
11	LVCMOS-I/O	SCL	TWI serial interface clock	3	-
12	LVCMOS-I/O	SDA	TWI serial interface data	3	-
13	2101100 10	GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	-
16	ONL O	GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverted Data Output	3	
19	ONIL O	GND	Ground	1	1
20	5	GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23	ONL-O	GND	Ground	1	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3	-
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	-
26	CIVIL-O	GND	Ground	1	1
27	LVTTL-O	ModPrsL	Module Present	3	
28	LVTTL-O	IntL/ RxLOS	Interrupt/optional RxLOS	3	1.
29	LVIIL-O	VccTx	+3.3V Power supply transmitter	2	2
30		Vcc1	+3.3V Power supply transmitter	2	2
31	LVTTL-I	LPMode/	Low Power mode/optional TX Disable	3	2
31		TxDis	Low Power mode/optional TX Disable	3	
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	-
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35	CIVIL-I	GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	2
38	CIVIL-I	GND	Ground	1	1
Note DD m the ho Note Host	odule and all moo ost board signal-c 2: VccRx, Vcc1, a Card Edge Conne	common ground dule voltages are r ommon ground pla nd VccTx shall be ector are listed in T	(GND) for all signals and supply (power). All are of eferenced to this potential unless otherwise noted ane. Each connector Gnd contact is rated for a me applied concurrently. Supply requirements defin fable 13. For power classes 4 and above the mo eeding contact current limits. Each connector Voc	common within the 0 d. Connect these din naximum current of led for the host side dule differential load	QSFP- ectly to 500 mA of the ding of

maximum current of 1500 mA. Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1, 2, and 3 see Figure 14 for pad locations.





#### Optical Interconnection Design Innovator



#### Bottom PCB viewed from bottom



QSFP+/QSFP28/QSFP112 Pads

Figure3. Electrical Pin-out Details



### ModSelL Pin

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP112 modules. When held low by the host, the module responds to TWI serial communication commands. The ModSelL allows the use of multiple QSFP112 modules on a single TWI interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any TWI interface communication from the host.

In order to avoid conflicts, the host system shall not attempt TWI interface communications within the ModSelL de-assert time after any QSFP112modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de asserting periods of different modules may overlap as long as the above timing requirements are met.

#### **ResetL Pin**

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t\_Reset\_init) initiates a complete module reset, returning all user module settings to their default state.

#### LPMode/TxDis Pin

LPMode/TxDis is a dual-mode input signal from the host operating with active high logic. It shall be pulled towards Vcc in the module. At power-up or after ResetL is deasserted LPMode/TxDis behaves as LPMode. If supported, LPMode/TxDis can be configured as TxDis using the TWI interface except during the execution of a reset.

#### ModPrsL Pin

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module. The ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module is physically absent from the host connector due to the pull-up resistor on the host board.

#### IntL/RxLOSL Pin

IntL/RxLOSL is a dual-mode active-low, open-collector output signal from the module. It shall be pulled up towards Vcc on the host board. At power-up or after ResetL is released to high, IntL/RxLOSL is configured as IntL. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the TWI serial interface. The IntL signal is deasserted "High" after all set interrupt



flags are read. If dual mode operation supported, IntL/RxLOSL can be optionally programmed as RxLOSL using the TWI interface except during the execution of a reset. If the module has no interrupt flags asserted (IntL/RxLOSL is high), there should be no change in IntL/RxLOSL states after the mode change.

## **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure3.



Figure4. Host Board Power Supply Filtering

### **Optical Interface Lanes and Assignment**

The optical interface port is male MPO-12 APC pigtail as figure 5.



### Figure 5. Optical interface and Channel Orientation



## **DIAGNOSTIC MONITORING INTERFACE**

Digital diagnostics monitoring function is available on all Gigalight transceiver products. A 2-wire serial interface provides user to contact with module.

### **Memory Structure and Mapping**

This limits the management memory that can be directly accessed by the host to 256 bytes, which is divided in Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh).

A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space.

The addressing structure of the additional internal management memory is shown in Figure 4 The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a bank of pages with the same Page number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed.

**Note**: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 8 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.

### **Supported Pages**

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.



In particular, support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 8 lanes, and each additional bank provides support for additional 8 lanes. Note, however, that the allocation of information over the banks may be page specific and may not to be related to grouping data for 8 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages.



Figure 6. Memory Map



www.gigalign.com

Optical Interconnection Design Innovator

## Mechanical Dimensions(mm)



**Figure 7. Mechanical Specifications** 

### **Regulatory Compliance**

Gigaligth GL-Q401SR4-MXXA transceivers are Class 1 Laser Products. They meet the requirements of the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3 <sup>rd</sup> Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B ANSI C63.4-2014

### References

- 1. QSFP112 MSA
- 2. CMIS V4.0
- 3. IEEE 802.3db 400GBASE-SR4 Ethernet (PAM4)
- 4. IEEE802.3ck



# **ACAUTION:**

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

#### **Ordering information**

Part Number	Product Description								
GL-Q401SR4-MXXA	400G	QSFP112	SR4	transceiver,	male	MPO-12	APC	pigtail	liquid
GE-Q40131(4-10)///	immersion , 850nm, up to 100m with OM4								

Remark: The type of pigtail interface can be customized or removed.

## **Important Notice**

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

E-mail: <u>sales@gigalight.com</u> Official Site: <u>www.gigalight.com</u>

### **Revision History**

Revision	Date	Description			
V0	Sep-27-2024	Advance Release.			