

# GIGALIGHT 2x100GBASE-SR4 QSFP DD Optical Transceiver Module P/N: GQD-MPO201-DSR4T

### Features

- 8 channels full-duplex transceiver modules
- Transmission data rate up to 26Gbps per channel
- 8 channels 850nm VCSEL array
- 8 channels PIN photo detector array
- Internal CDR circuits on both receiver and transmitter channels
- Support CDR bypass
- Low power consumption <4W
- Hot Pluggable QSFP DD form factor
- Maximum link length of 70m on OM3 Multimode Fiber (MMF)and 100m on OM4 MMF
- MPO24 connector receptacle
- Operating case temperature -40°C to +85°C
- 3.3V power supply voltage
- RoHS 6 compliant(lead free)

### Applications

• IEEE 802.3bm 100GBASE SR4

### Description

The Gigalight Technologies GQD-MPO201-DSR4C is a Eight-Channel, Pluggable, Parallel, Fiber-Optic QSFP Double Density for 2x100 Gigabit Ethernet Applications. This transceiver is a high performance module for short-range multi-lane data communication and interconnect applications. It integrates eight data lanes in each direction with 8x25.78125Gbps bandwidth. Each lane can operate at 25.78125Gbps up to 70 m using OM3 fiber or 100 m using OM4 fiber. These modules are designed to operate over multimode fiber systems using a nominal wavelength of 850nm. The electrical interface uses a 76 contact edge type connector. The optical interface uses an 24 fiber MTP (MPO) connector. This module incorporates Gigalight Technologies proven circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.







### Figure1. Module Block Diagram

2x100GBASE-SR4 QSFP DD is one kind of parallel transceiver. VCSEL and PIN array package is key technique, through I2C system can contact with module.

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	°C
Case Operating Temperature	Тор	<mark>-40</mark>	<mark>85</mark>	°C
Humidity(non-condensing)	Rh	5	95	%

### **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Тса	0		70	°C
Data Rate Per Lane	fd		25.78125		Gbps
Humidity	Rh	5		85	%
Power Dissipation	Pm			4	W



### **Electrical Specifications**

### 深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

Optical Interconnection Design Innovator

Electrical Specifications					
Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔVin	300		1100	mVp-p
Differential output voltage amplitude	ΔVout	500		800	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER			5E-5	
Input Logic Level High	VIH	2.0		VCC	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	VOH	VCC-0.5		VCC	V
Output Logic Level Low	VOL	0		0.4	V

#### Note:

1. BER=5E-5; PRBS 2^31-1@25.78125Gbps. Pre-FEC

2. Differential input voltage amplitude is measured between TxnP and TxnN.

3. Differential output voltage amplitude is measured between RxnP and RxnN.

### **Optical Characteristics**

### Table 3 - Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes		
	Transmitter							
Centre Wavelength	λς	840	850	860	nm	-		
RMS spectral width	Δλ	-	-	0.6	nm	-		
Average launch power, each lane	Pout	-8.4	-	2.4	dBm	-		
Optical Modulation Amplitude (OMA),each lane	OMA	-6.4		3	dBm	-		
Transmitter and dispersion eye closure(TDEC),each lane	TDEC			4.3	dB			
Extinction Ratio	ER	3	-	-	dB	-		
Average launch power of OFF transmitter, each lane				-30	dB	-		
Eye Mask coordinates: X1, X2, X3, Y1, Y2, Y3			ICATION VALU ,0.45,0.35,0.41.			Hit Ratio = 5x10-5		
		Receive	r					
Centre Wavelength	λς	840	850	860	nm	-		
Stressed receiver sensitivity in OMA				-5.2	dBm	1		
Maximum Average power at receiver , each lane				2.4	dBm	-		
Minimum Average power at receiver , each lane				-10.3	dBm			
Receiver Reflectance				-12	dB	-		



www.gigalight.com

Optical Interconnection Design Innovator

LOS Assert	-30		dBm	-
LOS De-Assert – OMA		-7.5	dBm	-
LOS Hysteresis	0.5		dB	-

Note:

1. Measured with conformance test signal at TP3 for BER = 5E-5 Per-FEC

## **Pin Description**

Pad	Logic	Symbol	Description	Plug	Notes
	20 YO 400		Automatic meaning + d. Britsman Report	Sequence <sup>4</sup>	1.1110/2018/12110/1211
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4	5	GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	e
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	1
9	LVTTL-I	ResetL	Module Reset	3B	
10	-	VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	с. с
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	1
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	:
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	0
26		GND	Ground	1B	1
27	LVTTL-0	ModPrsL	Module Present	3B	
28	LVTTL-0	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	3в	
32		GND	Ground	1B	1
33	CML-I	ТжЗр	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35	1	GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	-
38		GND	Ground	1B	1



www.gigalight.com

Optical Interconnection Design Innovator

Pad	Logic	Symbol	Description	Plug Sequence <sup>4</sup>	Notes
39		GND	Ground	1A	1
10	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
11	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3A	÷
12		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	1.2
44	CML-I	Тх8р	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46		Reserved	For future use	3A	3
47	ŝ.	VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
3.020	14				507
50	8	VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-0	Rx7p	Receiver Non-Inverted Data Output	3A	-
53	CML-0	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-0	Rx5p	Receiver Non-Inverted Data Output	3A	Es.
56	CML-0	Rx5n	Receiver Inverted Data Output	3A	2
57	4	GND	Ground	1A	1
58	octoriza de	GND	Ground	1A	1
59	CML-0	Rx6n	Receiver Inverted Data Output	3A	
60	CML-0	Rx6p	Receiver Non-Inverted Data Output	3A	
61	1	GND	Ground	1A	1
62	CML-O	Rx8n	Receiver Inverted Data Output	3A	2
63	CML-0	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65	19 [	NC	No Connect	3A	3
66	2	Reserved	For future use	3A	3
67	5. 2	VccTx1	3.3V Power Supply	2A	2
68	1	Vcc2	3.3V Power Supply	2A	2
	0			1.024	
69 70		Reserved	For Future Use Ground	3A	3
A.5255	CMT. T.	GND		1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	1
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	100
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	1
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1
comm pote comm Note	on withi ntial un on groun 2: VccR	n the QSFP- less otherw d plane. x, VccRx1,	mmon ground (GND)for all signals and sup DD module and all module voltages are re sise noted. Connect these directly to the Vccl, Vcc2, VccTx and VccTx1 shall be ap	ferenced to t host board s	his ignal- ently.
in T conn rate	able 4. ected wi d for a	VccRx, Vcc thin the mo maximum cur	or the host side of the Host Card Edge Co Rx1, Vcc1, Vcc2, VccTx and VccTx1 may be odule in any combination. The connector V crent of 1000 mA. cific, Reserved and No Connect pins may b	e internally Vcc pins are e	ach
ohms the is g	to grou module. reater t	nd on the h Vendor spe han 10 kOhm	nost. Pad 65 (No Connect) shall be left ecific and Reserved pads shall have an im as and less than 100 pF.	unconnected w pedance to GN	vithin ID that
modu Cont	le. The act sequ ence 1A,	sequence is ence A will	specifies the mating sequence of the host 3 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 f 1 make, then break contact with additiona 1 nen occur simultaneously, followed by 2A,	for pad locati 1 QSFP-DD pac	.ons) ls.





### Figure2. Electrical Pin-out Details

#### ModSelL Pin

The ModSelL is an input signal that must be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

#### **ResetL Pin**

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t\_Reset\_init) (See Table 13 ) initiates a complete module reset, returning all user module settings to their default state.

#### InitMode Pin

InitMode is an input signal. The InitMode signal must be pulled up to Vcc in the QSFP-DD module. The InitMode signal allows the host to define whether the QSFP-DD module will initialize under host software control (InitMode asserted High) or module hardware control (InitMode deasserted Low). Under host software control, the module shall remain in Low Power Mode until software enables the transition to High Power Mode, as defined in Section 7.5. Under hardware control (InitMode de-asserted Low), the module may immediately transition to High Power Mode after the management interface is initialized. The host shall not change the state of this signal while the module is present. In legacy QSFP applications, this signal is named LPMode. See SFF-8679 for signal description.

#### ModPrsL Pin

ModPrsL must be pulled up to Vcc Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module



www.gigalight.com

is physically absent from the host connector.

#### IntL Pin

IntL is an output signal. The IntL signal is an open collector output and must be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

### Power Supply Filtering

The host board should use the power supply filtering shown in Figure3.



Connector

### Figure3. Host Board Power Supply Filtering

### **Optical Interface Lanes and Assignment**

The optical interface port is a male MPO24 connector .



### Figure 4. Optical Receptacle and Channel Orientation

### DIAGNOSTIC MONITORING INTERFACE(OPTIONAL)

Digital diagnostics monitoring function is available on all Gigalight QSFP DD products. A 2-wire serial interfaceprovides user to contact with module.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to



addresses in the lower page, e.g. Interrupt Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function. The structure also provides address expansion by adding additional upper pages as needed.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.

	Lower Page				►Page 00h	253
0	ID and Status	(3 Bytes)		128 191	Base ID Fields	(64 Bytes) Read-Only
2		Read-Only		192 223	Extended ID	(32 Bytes) Read-Only
	Interrupt Flags (Clear on read)	(15 Bytes) Read-Only		223 224 239	Device Properties	(16 Bytes) Read-Only
17 18	State Indicators	(8 Bytes)		240 255	Vendor Specific ID	(16 Bytes) Read-Only
25 26 31 32	Module Monitors	Read-Only (6 Bytes) Read-Only	1	128	<ul> <li>Page 01h (Option Application Code</li> </ul>	1
32	Channel Monitors	(48 Bytes)		255	Table	(128 Bytes) Read-Only
79	Charmer Monitors	Read-Only	-	•	<ul> <li>Page 02h (Option</li> </ul>	nal)
80	Control	(22 Bytes)	(	128	User EEPROM Data	(128 Bytes) Read/Write
101	Control	Read/Write		255	Page 03h (Option)	1
102	Interrupt Masks	(15 Bytes) Read/Write	(	128 175	Device Thresholds	(48 Bytes) Read-Only
116 117				176	Channel Thresholds	(48 Bytes) Read-Only
118	Vendor Specific	(2 Bytes) Read/Write		223 224 251	Extended Control	(28 Bytes) Read/Write
119	Password Change	(4 Bytes)		251 252 255	Firmware ID	(4 Bytes) Read-Only
122	Entry Area	Read/Write	1		<ul> <li>Pages 04h-19h (0</li> </ul>	Optional)
122	Password Entry	(4 Bytes)	(	128 255	Vendor Specific Data	(128 Bytes) Read/Write
126	Area	Read/Write	-		<ul> <li>Page 20h/21h (O</li> </ul>	ptional)
126 127	Page Select Byte	(1 Byte) Read/Write	(	128 255	WDM Control and Data	(128 Bytes) Read/Write
127	, ago concercito, co	Read/white	-		Pages 22h+ (Opti	onal)
		51	J	128 255	Reserved	(128 Bytes) Read/Write

Figure 5. QSFP DD Memory Map



~ ~

Optical Interconnection Design Innovator

#### Table 16- Lower Page Overview (Lower Page)

Address	Description	Туре
0 - 2	Id and Status (3 bytes)	Read-only
3 - 17	Interrupt Flags (15 bytes)	Read-only
18 - 25	State Indicators (8 bytes)	Read-only
26 - 31	Module card Monitors (6 bytes)	Read-only
32 - 79	Channel Monitors (48 bytes)	Read-only
80 - 101	Control Fields (22 bytes)	Read/Write
102 - 116	Interrupt Flag Masks (15 bytes)	Read/Write
117 - 118	Reserved	Read/Write
119 - 122	Password Change Area (4 bytes)	Write-Only
123 - 126	Password Entry Area (4 bytes)	Write-Only
127	Page Select Byte	Read/Write

# Figure6. Low Memory Map

		Table 20- Opper	rage o Overview (rage oon)
Address	Size (bytes)	Name	Description
Base ID B	Fields:	·	
128	1	Identifier	Identifier Type of module
129	1	Ext. Identifier	Extended Identifier
130	1	Connector Type	Code for media connector type
131-138	8	Specification compliance	Code for electronic compatibility or optical compatibility
139	1	Encoding	Code for serial encoding algorithm
140	1	BR, nominal	Nominal bit rate, units of 100 MBits/s
141	1	Extended rate select compliance	Tags for extended rate select compliance
142-146	5	Link length	Link length / transmission media
147	1	Device technology	Device technology
148-163	16	Vendor name	Vendor name (ASCII)
164	1	Extended Module	Extended Module codes for InfiniBand
165-167	3	Vendor OUI	Vendor IEEE company ID
168-183	16	Vendor PN	Part number provided by vendor (ASCII)
184-185	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
186-187	2	Wavelength or Copper	Nominal laser wavelength

### Table 28- Upper Page 0 Overview (Page 00h)



www.gigalight.com

Optical Interconnection Design Innovator

		cable Attenuation	(wavelength=value/20 in nm) or copper cable attenuation in dB at 2.5GHz (Adrs 186) and 5.0GHz (Adrs 187)
188-189	2	Wavelength tolerance	Guaranteed range of laser wavelength(+/- value) from nominal wavelength.(wavelength Tolerance=value/200 in nm)
190	1	Max case temp.	Maximum case temperature in degrees C
191	1	CC_BASE	Check code for base ID fields (addresses 128-190 inclusive)
Extended	ID Field	ls:	2. 2.
192-195	4	Options	Indicates which optional capabilities are implemented in the module
196-211	16	Vendor S/N	Vendor product serial number
212-219	8	Date Code	Vendor's manufacturing date code
220	1	Diagnostic Monitoring Type	Indicates which types of diagnostic monitoring are implemented in the module
221-222	2	Enhanced Options	Indicates which optional enhanced features are implemented in the module.
223	1	CC_EXT	Check code for the Extended ID Fields (addresses 192-222 inclusive)
224-238	15	Device Properties	Provides detailed information about the device
239	1	CC-PROP	Check code for the Device Properties Fields (addresses 224-2382 inclusive)
Vendor Sp	ecific 1	ID Fields:	
240-255	16	Vendor-Specific	Vendor-specific ID information
-			

Figure7. Page 00 Memory Map



#### Optical Interconnection Design Innovator

### Timing for Soft Control and Status Functions

Parameter	Symbol	Min	Max	Unit	
	Max MgmtInit		2000	ms	Time from power on <sup>2</sup> , hot plug or
MgmtInitDuration	Duration				rising edge of reset until completion
1. <b>5</b> -11		4	35		of the MgmtInit State
ResetL Assert Time	t reset init	2		μs	Minimum pulse time on the ResetL
			6		signal to initiate a module reset.
IntL Assert Time	ton_IntL		200	ms	Time from occurrence of condition
55			<i></i>		triggering IntL until Vout:IntL=Vol
IntL Deassert Time	toff_IntL		500	μs	Time from clear on read <sup>3</sup> operation of associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los		100	ms	Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted.
Rx LOS Assert Time (optional fast mode)	ton_losf		1	ms	Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted.
Rx LOS Deassert Time (optional fast mode)	toff_losf		3	ms	Time from signal present to negation of Rx LOS status bit.
Tx Fault Assert Time	ton_Txfault		200	ms	Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted.
Flag Assert Time	ton_flag		200	ms	Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted.
Mask Assert Time	ton_mask		100	ms	Time from mask bit set (value=1b) <sup>1</sup> until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask		100	ms	Time from mask bit cleared (value=0b) <sup>1</sup> until associated IntL operation resumes
Application or Rate Select Change Time	t_ratesel		100	ms	Time from change of state of Application or Rate Select bit <sup>1</sup> until transmitter or receiver bandwidth is in conformance with appropriate specification
Note 1. Measured fr	om the rising	edge	of SDA	in th	he stop bit of the write transaction
	defined as th	ne ins	tant w		pply voltages reach and remain at or
				in the	stop bit of the read transaction

Table 13- Timing for QSFP-DD soft control and status functions

Figure9. Timing Specifications



### **Mechanical Dimensions**





### **Ordering information**

Part Number	Product Description
GQD-MPO201-DSR4 <mark>T</mark>	QSFP DD, 2x100GBASE-SR4, 70m on OM3 Multimode Fiber (MMF)and 100m on OM4 MMF, <mark>-40 ~85℃</mark>

### References



**Optical Interconnection Design Innovator** 

- 1. QSFP-DD Hardware Rev 5.0
- 2. CMIS V4.0

3. Ethernet 100GBASE-SR4 IEEE802.3bm

### **Important Notice**

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

# sales@gigalight.com

http://www.gigalight.com

### **Revision History**

Revision	Date	Description
V0	July.20, 2023	Advance Release.