

www.gigalight.com

Optical Interconnection Design Innovator

200G QSFP DD PSM8 10km Optical Transceiver(MPO16) GDM-SPO201-LR8CC

Features

- ✓ 8 channels full-duplex transceiver modules
- ✓ Supports 8×25Gb/s aggregate bit rates
- ✓ Supports 8×10Gb/s aggregate bit rates if required
- ✓ 8 channels 1310nm DFB
- ✓ 8 channels PIN photo detector array
- ✓ Internal CDR circuits on both receiver and transmitter channels
- ✓ Support CDR bypass
- ✓ Low power consumption <6.5W
- ✓ Hot Pluggable QSFP DD form factor
- ✓ Up to 10km reach for G.652 SMF
- ✓ Single male MPO16(APC 8-degree) connector receptacle
- ✓ Operating case temperature 0°C to +70°C
- ✓ 3.3V power supply voltage
- ✓ RoHS compliant (lead free)

Applications

- ✓ 2×100G Ethernet links
- ✓ Infiniband DDR/EDR
- Datacenter and Enterprise networking

Description

The Gigalight Technologies GDM-SPO201-LR8CC is a Eight-Channel, Pluggable, Parallel, Fiber-Optic QSFP DD PSM8 for 2×100 Gigabit Ethernet , Infiniband DDR/EDR Applications. This transceiver is a high performance module for data communication and interconnect applications. It integrates eight data lanes in each direction with 208 Gbps bandwidth. Each lane can operate at 26Gbps up to 10km over G.652 SMF. These modules are designed to operate over single mode fiber systems using a nominal wavelength of 1310nm. The electrical interface uses a 76 contact edge type connector. The optical interface uses an 16 fiber MTP (MPO) connector. This module incorporates Gigalight Technologies proven circuit and Optical technology to provide reliable long life, high performance, and consistent service.





200G QSFP DD PSM8



Figure 1. Module Block Diagram

The 200G QSFP DD PSM8 is one kind of parallel transceiver. DFB and PIN array package is key technique, through I2C system can contact with module.

Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|----------------------------|-----------------|------|----------------------|------|
| Supply Voltage | V _{cc} | -0.3 | 3.5 | V |
| Input Voltage | Vin | -0.3 | V _{cc} +0.3 | V |
| Storage Temperature | Ts | -20 | 85 | °C |
| Case Operating Temperature | Tc | 0 | 70 | ٥C |
| Humidity (non-condensing) | Rh | 5 | 95 | % |

Recommended Operating Conditions

| Parameter | Symbol | Min | Typical | Max | Unit |
|----------------------------|-----------------|---------|----------|------|------|
| Supply Voltage | V _{cc} | 3.13 | 3.3 | 3.47 | V |
| Operating Case Temperature | Tc | 0 | | 70 | Oo |
| Data Rate Per Lane | fd | 10.3125 | 25.78125 | | Gbps |
| Humidity | Rh | 5 | | 85 | % |
| Power Dissipation | Pm | | 5.8 | 6.5 | W |
| Fiber Bend Radius | Rb | 0.002 | | 10 | km |

Electrical Specifications

| Parameter | Symbol | Min | Typical | Max | Unit |
|--|-------------------|-----|---------|-----------------|-------|
| Differential Input Impedance | Zin | 90 | 100 | 110 | ohm |
| Differential Output Impedance | Zout | 90 | 100 | 110 | ohm |
| Differential Input Voltage Amplitude ¹ | ΔV _{in} | 190 | | 700 | mVp-p |
| Differential Output Voltage Amplitude ² | ΔV _{out} | 300 | | 850 | mVp-p |
| Input Logic Level High | VIH | 2.0 | | V _{cc} | V |
| Input Logic Level Low | VIL | 0 | | 0.8 | V |



深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

www.gigalight.com

Optical Interconnection Design Innovator

| Output Logic Level High | V _{OH} | V _{cc} -0.5 | V _{cc} | V |
|-------------------------|-----------------|----------------------|-----------------|---|
| Output Logic Level Low | V _{OL} | 0 | 0.4 | V |

Note:

- 1. Differential input voltage amplitude is measured between TxnP and TxnN.
- 2. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

| Parameter | Symbol | Min | Typical | Max | Unit | |
|---|-------------------------------|------|---------|--------------------|------|--|
| Tra | nsmitter | | | · | | |
| Center Wavelength | λc | 1295 | 1310 | 1325 | nm | |
| Side Mode Suppression Ratio | SMSR | 30 | - | | dB | |
| Average Launch Power (each lane) | PAVG | -4 | - | 4 | dBm | |
| Optical Modulation Amplitude (each lane) | POMA | -3.7 | | 4.3 | dBm | |
| TDP,each lane | TDP | | | 2.9 | dB | |
| Extinction Ratio | ER | 3.5 | | | dB | |
| Optical Return Loss Tolerance | TOL | | | 20 | dB | |
| Transmitter Reflectance | RT | | | -12 | dB | |
| Average Launch Power of OFF Transmitter (each lane) | POFF | | | -30 | dB | |
| Eye Mask Coordinates1: X1, X2, X3, Y1, Y2, Y3 | {0.31,0.4,0.45,0.34,0.38.0.4} | | | Hit Ratio = 5x10-5 | | |
| R | eceiver | | | | | |
| Center Wavelength | λc | 1295 | 1310 | 1325 | nm | |
| Damage Threshold,each lane | THd | 5.0 | | | dBm | |
| Average Receive Power each lane | | -15 | | 4.0 | dBm | |
| Receive power, each lane (OMA) (max) | | | | 4.3 | dBm | |
| Receiver Reflectance | RR | | | -26 | dBm | |
| Receiver Sensitivity (OMA) each lane, Note 3 | SEN | | | -11.5 | dBm | |
| Receiver Sensitivity (OMA) each lane, Note 4 | SEN | | | -11 | dBm | |
| LOS Assert | LOSA | | | -16 | dBm | |
| LOS De-Assert | LOSD | | | -14 | dBm | |
| LOS Hysteresis | LOSH | 0.5 | | 3 | dB | |

Note:

- 1. Even if the TDP<1dB, the OMA min must exceed the minimum value specified here.
- 2. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
- 3. Sensitivity is specified at 5E-5 BER at 25.78125Gb/s.
- 4. Sensitivity is specified at 1E-12 BER at 10.3125Gb/s.



www.gigalignt.cor

Optical Interconnection Design Innovator

Pin Description

| Pad | Logic | Symbol | Description | Plug Sequence ⁴ | Notes |
|--------|----------------|-------------|---|-------------------------------|------------|
| 1 | | GND | Ground | 1B | 1 |
| 2 | CML-I | Tx2n | Transmitter Inverted Data Input | 3B | - T |
| 3 | CML-I CML-I | | | 3B 3B | 1 |
| 3 4 | CML-1 | Tx2p GND | Transmitter Non-Inverted Data Input Ground | 3B 1B | 1 |
| + 5 | CML-I | Tx4n | | 1B 3B | 1 |
| | | | Transmitter Inverted Data Input | 3B 3B | |
| 6 | CML-I | Tx4p | Transmitter Non-Inverted Data Input | | |
| 7 | | GND | Ground | 1B | 1 |
| 8 | LVTTL-I | ModSelL | Module Select | 3B | |
| 9 | LVTTL-I | ResetL | Module Reset | 3B | |
| 10 | | VccRx | +3.3V Power Supply Receiver | 2B | 2 |
| 11 | LVCMOS- I/O | SCL | 2-wire serial interface clock | 3B | |
| 12 | LVCMOS- I/O | SDA | 2-wire serial interface data | 3B | |
| 13 | | GND | Ground | 1B | 1 |
| 14 | CML-O | RжЗр | Receiver Non-Inverted Data Output | 3B | |
| 15 | CML-O | Rx3n | Receiver Inverted Data Output | 3B | 6 10 |
| 16 | | GND | Ground | 1B | 1 |
| 17 | CML-O | Rx1p | Receiver Non-Inverted Data Output | 3B | |
| 18 | CML-0 | Rx1n | Receiver Inverted Data Output | 3B | |
| 19 | | GND | Ground | 1B | 1 |
| 20 | | GND | Ground | 1B | 1 |
| 21 | CML-0 | Rx2n | Receiver Inverted Data Output | 3в | |
| 22 | CML-0 | Rx2p | Receiver Non-Inverted Data Output | 3B | 1 |
| 23 | | GND | Ground | 1B | 1 |
| 24 | CML-0 | Rx4n | Receiver Inverted Data Output | 3B | |
| 25 | CML-0 | Rx4p | Receiver Non-Inverted Data Output | 3B | C |
| 2.6 | | GND | Ground | 1B | 1 |
| 27 | LVTTL-0 | ModPrsL | Module Present | 3B | |
| 28 | LVTTL-0 | IntL | Interrupt | 3B | |
| 2.9 | | VccTx | +3.3V Power supply transmitter | 2B | 2 |
| 30 | | Vcc1 | +3.3V Power supply | 2B | 2 |
| 31 | LVTTL-I | InitMode | Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE | 3B | |
| 32 | | GND | Ground | 1B | 1 |
| 33 | CML-I | ТхЗр | Transmitter Non-Inverted Data Input | 3B | |
| 34 | CML-I | Tx3n | Transmitter Inverted Data Input | 3B | |
| 35 | | GND | Ground | 1B | 1 |
| 36 | CML-I | Tx1p | Transmitter Non-Inverted Data Input | 3B | 6 |
| 37 | CML-I | Tx1n | Transmitter Inverted Data Input | 3B | |
| 38 | | GND | Ground | 1B | 1 |

Table 1- Pad Function Definition



深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

www.gigalight.com

Optical Interconnection Design Innovator

| Pad | Logic | Symbol | Description | Plug Sequence ⁴ | Notes |
|--------------------------------------|---|---|---|--|------------------------|
| 39 | | GND | Ground | 1A | 1 |
| 10 | CML-I | Tx6n | Transmitter Inverted Data Input | 3A | |
| 1 | CML-I | Tx6p | Transmitter Non-Inverted Data Input | 3A | 5 |
| 2 | | GND | Ground | 1A | 1 |
| 3 | CML-I | Tx8n | Transmitter Inverted Data Input | 3A | |
| 4 | CML-I | Tx8p | Transmitter Non-Inverted Data Input | 3A | 0 |
| 15 | | GND | Ground | 1A | 1 |
| 6 | | Reserved | For future use | 3A | 3 |
| 7 | 6 | VS1 | Module Vendor Specific 1 | 3A | 3 |
| 18 | | VccRx1 | 3.3V Power Supply | 2A | 2 |
| 19 | | VS2 | Module Vendor Specific 2 | 3A | 3 |
| 50 | i. | VS3 | Module Vendor Specific 3 | 3A | 3 |
| 51 | | GND | Ground | 1A | 1 |
| 52 | CML-0 | Rx7p | Receiver Non-Inverted Data Output | 3A | - |
| 53 | CML-0 | Rx7n | Receiver Inverted Data Output | 3A | i c |
| 4 | V | GND | Ground | 1A | 1 |
| 5 | CML-0 | Rx5p | Receiver Non-Inverted Data Output | 3A | - |
| 6 | CML-0 | Rx5p Rx5n | Receiver Inverted Data Output | 3A | |
| 7 | 0-11-0 | GND | Ground | 1A | 1 |
| 8 | 8 | GND | Ground | 1A | 1 |
| 9 | CML-0 | Rx6n | Receiver Inverted Data Output | 3A | 1 |
| 50 | CML-0 | Rx6p | Receiver Inverted Data Output Receiver Non-Inverted Data Output | 3A 3A | - |
| 50 | CML-0 | | | | 1 |
| | | GND | Ground | 1A | 1 |
| 2 | CML-0 | Rx8n | Receiver Inverted Data Output | 3A | 5 |
| 3 | CML-0 | Rx8p | Receiver Non-Inverted Data Output | 3A | - |
| 4 | 4 | GND | Ground | 1A | 1 |
| 5 | | NC | No Connect | 3A | 3 |
| 6 | | Reserved | For future use | 3A | 3 |
| 57 | | VccTxl | 3.3V Power Supply | 2A | 2 |
| 58 | | Vcc2 | 3.3V Power Supply | 2A | 2 |
| 59 | | Reserved | For Future Use | 3A | 3 |
| 70 | | GND | Ground | 1A | 1 |
| 71 | CML-I | Tx7p | Transmitter Non-Inverted Data Input | 3A | |
| 72 | CML-I | Tx7n | Transmitter Inverted Data Input | 3A | l. |
| 73 | | GND | Ground | 1A | 1 |
| 4 | CML-I | Tx5p | Transmitter Non-Inverted Data Input | ЗA | |
| 5 | CML-I | Tx5n | Transmitter Inverted Data Input | 3A | S. |
| 6 | | GND | Ground | 1A | 1 |
| omm ote | on withi ntial un on groun | n the QSFP- less otherw d plane. | mmon ground (GND)for all signals and sup DD module and all module voltages are re vise noted. Connect these directly to the Vccl, Vcc2, VccTx and VccTxl shall be ap | ferenced to t host board s | his ignal- |
| lequ .n T conn cate lote | irements able 4. ected wi <u>d for a</u> 3: All | defined fo VccRx, Vcc thin the mo maximum cur Vendor Spec | or the host side of the Host Card Edge Co Rxl, Vccl, Vcc2, VccTx and VccTxl may be odule in any combination. The connector V crent of 1000 mA. cific, Reserved and No Connect pins may b host. Pad 65 (No Connect) shall be left | nnector are 1 internally cc pins are e e terminated | isted ach with 5 |
| he s g ote | module. reater t 4: Plug | Vendor spe han 10 kOhn Sequence s | confic and Reserved pads shall have an im as and less than 100 pF. specifies the mating sequence of the host a 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 f | pedance to GN connector an | D that |
| ont | act sequ ence 1A, | ence A will | a na, 2A, 5A, 1B, 2B, 5B. (see Figure 2 1 make, then break contact with additiona men occur simultaneously, followed by 2A, | 1 QSFP-DD pad | ls. |





Figure 2. Electrical Pin-out Details

ModSelL Pin

The ModSelL is an input signal that must be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.



In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) (See Table 13) initiates a complete module reset, returning all user module settings to their default state.

InitMode Pin

InitMode is an input signal. The InitMode signal must be pulled up to Vcc in the QSFP-DD module. The InitMode signal allows the host to define whether the QSFP-DD module will initialize under host software control (InitMode asserted High) or module hardware control (InitMode deasserted Low). Under host software control, the module shall remain in Low Power Mode until software enables the transition to High Power Mode, as defined in Section 7.5. Under hardware control (InitMode de-asserted Low), the module may immediately transition to High Power Mode after the management interface is initialized. The host shall not change the state of this signal while the module is present. In legacy QSFP applications, this signal is named LPMode. See SFF-8679 for signal description.

ModPrsL Pin

ModPrsL must be pulled up to Vcc Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and must be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.





Figure 3. Host Board Power Supply Filtering

Optical Interface Lanes and Assignment

The optical interface port is a male MPO16 connector .



Figure 4. Optical Receptacle and Channel Orientation

DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all Gigalight QSFP DD products. A 2-wire serial interfaceprovides user to contact with module.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, e.g. Interrupt Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function. The structure also provides address expansion by adding additional upper pages as needed.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted,



the host can read out the flag field to determine the affected channel and type of flag.



Figure 5. QSFP28 Memory Map

| Table 16- Lower Page | Overview (Lower Page) |
|----------------------|-----------------------|
|----------------------|-----------------------|

| Address | Description | Туре | | |
|--|---------------------------------|------------|--|--|
| 0 - 2 | Id and Status (3 bytes) | Read-only | | |
| 3 - 17 | Interrupt Flags (15 bytes) | Read-only | | |
| 18 - 25 | State Indicators (8 bytes) | Read-only | | |
| 26 - 31 | Module card Monitors (6 bytes) | Read-only | | |
| 32 - 79 | Channel Monitors (48 bytes) | Read-only | | |
| 80 - 101 | Control Fields (22 bytes) | Read/Write | | |
| 102 - 116 | Interrupt Flag Masks (15 bytes) | Read/Write | | |
| 117 - 118 | Reserved | Read/Write | | |
| 119 - 122 Password Change Area (4 bytes) | | Write-Only | | |
| 123 - 126 | Password Entry Area (4 bytes) | Write-Only | | |
| 127 | Page Select Byte | Read/Write | | |

Figure 6. Low Memory Map



www.gigalight.com

Optical Interconnection Design Innovator

| Table 28- Upper Page 0 | Overview (Page 00h) |
|------------------------|---------------------|
|------------------------|---------------------|

| | 2 | Table 20- Opper | r Page 0 Overview (Page 00h) |
|-----------|-----------------|---------------------------------|--|
| Address | Size (bytes) | Name | Description |
| Base ID E | | 24 | |
| 128 | 1 | Identifier | Identifier Type of module |
| 129 | 1 | Ext. Identifier | Extended Identifier |
| 130 | 1 | Connector Type | Code for media connector type |
| 131-138 | 8 | Specification | Code for electronic compatibility or optical |
| 101 100 | 0 | compliance | compatibility |
| 139 | 1 | Encoding | Code for serial encoding algorithm |
| 140 | 1 | BR, nominal | Nominal bit rate, units of 100 MBits/s |
| 141 | 1 | Extended rate select compliance | Tags for extended rate select compliance |
| 142-146 | 5 | Link length | Link length / transmission media |
| 147 | 1 | Device technology | Device technology |
| 148-163 | 16 | Vendor name | Vendor name (ASCII) |
| 164 | 1 | Extended Module | Extended Module codes for InfiniBand |
| 165-167 | 3 | Vendor OUI | Vendor IEEE company ID |
| 168-183 | 16 | Vendor PN | Part number provided by vendor (ASCII) |
| 184-185 | 2 | Vendor rev | Revision level for part number provided by vendor (ASCII) |
| 186-187 | 2 | Wavelength or Copper | |
| | | navolongon ol coppol | Inominiar rabor watersigen |
| | | cable Attenuation | (wavelength=value/20 in nm) or copper cable attenuation in dB at 2.5GHz (Adrs 186) and 5.0GHz (Adrs 187) |
| 188-189 | 2 | Wavelength tolerance | Guaranteed range of laser wavelength(+/- value) from nominal wavelength.(wavelength Tolerance=value/200 in nm) |
| 190 | 1 | Max case temp. | Maximum case temperature in degrees C |
| 191 | 1 | CC BASE | Check code for base ID fields (addresses |
| 101 | - | | 128-190 inclusive) |
| Extended | TD Field | | 120 190 Inclusive/ |
| | | | (i) |
| 192-195 | 4 | Options | Indicates which optional capabilities are |
| | - | | implemented in the module |
| 196-211 | 16 | Vendor S/N | Vendor product serial number |
| 212-219 | 8 | Date Code | Vendor's manufacturing date code |
| 220 | 1 | Diagnostic | Indicates which types of diagnostic |
| | 1000 | Monitoring Type | monitoring are implemented in the module |
| 221-222 | 2 | Enhanced Options | Indicates which optional enhanced features |
| | _ | | are implemented in the module. |
| 223 | 1 | CC EXT | Check code for the Extended ID Fields |
| 440 | T | CC_BAI | |
| 004 000 | 4.5 | | (addresses 192-222 inclusive) |
| 224-238 | 15 | Device Properties | Provides detailed information about the device |
| 239 | 1 | CC-PROP | Check code for the Device Properties Fields |
| 1999 1999 | 222.0 | Prespecta (EDURDARSEDA) | (addresses 224-2382 inclusive) |
| Vendor Sp | ecific T | D Fields: | |
| 240-255 | | | Nondon aposifia ID information |
| 240-200 | 16 | Vendor-Specific | Vendor-specific ID information |

Figure 7. Page 00 Memory Map



Timing for Soft Control and Status Functions

| Parameter | Symbol | Min | Max | Unit | |
|-----------------------|-----------------|--------|-------|--------|---|
| | Max MgmtInit | | 2000 | ms | Time from power on ² , hot plug or |
| MgmtInitDuration | Duration | | | | rising edge of reset until completion |
| | | | 80 | | of the MgmtInit State |
| ResetL Assert Time | t reset init | 2 | | μs | Minimum pulse time on the ResetL |
| | | | 10 | | signal to initiate a module reset. |
| IntL Assert Time | ton IntL | | 200 | ms | Time from occurrence of condition |
| | | | | | triggering IntL until Vout:IntL=Vol |
| IntL Deassert Time | toff IntL | | 500 | μs | Time from clear on read ³ operation of |
| | | | | | associated flag until Vout:IntL=Voh. |
| | | | | | This includes deassert times for Rx |
| | | | | | LOS, Tx Fault and other flag bits. |
| Rx LOS Assert Time | ton_los | 2 | 100 | ms | Time from Rx LOS state to Rx LOS bit |
| | | | s | s | set (value = 1b) and IntL asserted. |
| Rx LOS Assert Time | ton_losf | | 1 | ms | Time from Rx LOS state to Rx LOS bit |
| (optional fast mode) | - 1778 6 | | 10 | | set (value = 1b) and IntL asserted. |
| Rx LOS Deassert Time | toff_losf | | 3 | ms | Time from signal present to negation |
| (optional fast mode) | 102 | | 22 | | of Rx LOS status bit. |
| Tx Fault Assert Time | ton_Txfault | | 200 | ms | Time from Tx Fault state to Tx Fault |
| | | | | | bit set (value=1b) and IntL asserted. |
| Flag Assert Time | ton_flag | | 200 | ms | Time from occurrence of condition |
| | | | | | triggering flag to associated flag |
| | | | | | bit set (value=1b) and IntL asserted. |
| Mask Assert Time | ton_mask | | 100 | ms | Time from mask bit set (value=1b) ¹ |
| | | | | | until associated IntL assertion is |
| | | | 10 | | inhibited |
| Mask Deassert Time | toff_mask | | 100 | ms | Time from mask bit cleared |
| | 2.020 | | | | (value=0b) ¹ until associated IntL |
| | | | 3 | | operation resumes |
| Application or Rate | t_ratesel | | 100 | ms | Time from change of state of |
| Select Change Time | 10076 | | | | Application or Rate Select bit ¹ until |
| | | | | | transmitter or receiver bandwidth is |
| | | | | | in conformance with appropriate |
| | | a | 85 | | specification |
| | | | | | e stop bit of the write transaction |
| | | | | hen su | upply voltages reach and remain at or |
| above the minimum lev | | | | | |
| Note 3. Measured fro | om the rising e | edge o | f SDA | in the | e stop bit of the read transaction |

Table 13- Timing for QSFP-DD soft control and status functions

Figure8. Timing Specifications



in gigangin com

Optical Interconnection Design Innovator

Mechanical Dimensions



Figure10. Mechanical Specifications

Regulatory Compliance

Gigaligth GDM-SPO201-LR8CC are Class 1 Laser Products. They are certified per the following standards:

| Feature | Standard |
|--------------------------|--|
| Laser Safety | IEC 60825-1:2014 (3 rd Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2 |
| Electrical Safety | EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014 |
| Environmental protection | Directive 2011/65/EU with amendment(EU)2015/863 |
| CE EMC | EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013 |
| FCC | FCC Part 15, Subpart B; ANSI C63.4-2014 |

Complies with FDA performance standards for laser products except for deviations pursuant to Laser Notice No.



50, dated June 24, 2007.

References

- 1. QSFP DD MAS Rev4.0
- 2. Ethernet 100GBASE-PSM4 IEEE802.3bm

ACAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering Information

| Part Number | Product Description | |
|------------------|--|--|
| GDM-SPO201-LR8CC | QSFP DD, 2x100GBASE-PSM4, MPO16 Connector, reach 20km on G.652 | |

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: <u>sales@gigalight.com</u> Official Site: <u>www.gigalight.com</u>

Revision History

| Revision | Date | Description |
|----------|-------------|------------------|
| V0 | Oct-12-2023 | Advance Release. |