

GIGALIGHT 200G QSFPDD 2xCWDM4 2km Optical Transceiver Module

GQD-SPO201-CIR4C

Features

- ✓ 8 channels full-duplex transceiver modules
- ✓ Supports 8×25Gb/s aggregate bit rates
- ✓ Supports 8×10Gb/s aggregate bit rates if required
- ✓ 8 channels DFB with 2xCWDM4 wavelength
- ✓ 8 channels PIN photo detector
- ✓ Internal CDR circuits on both receiver and transmitter channels
- ✓ Support CDR bypass
- ✓ Low power consumption <6.5W
- ✓ Hot pluggable QSFP DD form factor
- ✓ Up to 2km reach for G.652 SMF
- ✓ Dual Duplex LC receptacles
- ✓ Operating case temperature 0°C to +70°C
- ✓ 3.3V power supply voltage
- ✓ RoHS compliant (lead free)

Applications

- ✓ 200GBASE 2 x CWDM4 Ethernet
- ✓ Data Center Network

Description

Gigalight's GQD-SPO201-CIR4C 200GE QSFP-DD 2xCWDM4 Optical Transceiver modules are designed for using in 2x100G Ethernet 2km links over single-mode fiber. They are compliant with the QSFP-DD MSA and with CWDM4 MSA. Digital diagnostics functions are available via the I2C interface as specified by CMIS V4.0. These modules can convert 8 channels of 25Gbps NRZ electrical input data to 8 channels of 25Gbps NRZ optical signal (2xCWDM4), and also can convert 8 channels of 25Gbps NRZ optical signal (2xCWDM4), and also can convert 8 channels of 25Gbps NRZ optical signal (2xCWDM4) to 8 channels of 25Gbps NRZ electrical output data. And these modules incorporate Gigalight Technologies proven circuit to provide reliable long life, high performance, and consistent service.







Figure1. Module Block Diagram

Absolute Maximum Ratings

Parameter	Symbol	Min	Мах	Unit
Supply Voltage	V _{cc}	-0.3	3.6	V
Input Voltage	Vin	-0.3	V _{cc} +0.3	V
Storage Temperature	Ts	-20	85	°C
Case Operating Temperature	Tc	0	70	°C
Humidity (non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	V _{cc}	3.13	3.3	3.47	V
Operating Case Temperature	Tc	0		70	°C
Baud Rate per Lane (NRZ)	fd	10.3125	25.78125		Gbps
Humidity	Rh	5		85	%
Power Dissipation	Pm			6.5	W

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Zin	90	100	110	ohm
Differential Output Impedance	Zout	90	100	110	ohm
Differential Input Voltage Amplitude Note1	ΔV _{in}	190		700	mVpp
Differential Output Voltage Amplitude Note2	ΔV _{out}	300		850	mVpp
Input Logic Level High	VIH	2.0		V _{cc}	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	V _{OH}	V _{cc} -0.5		V _{cc}	V
Output Logic Level Low	V _{OL}	0		0.4	V



Note:

Note1. Differential input voltage amplitude is measured between TxnP and TxnN.

Note2. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Table 3 - Optical Characteristics

Parameter	Symbo	Min	Typical	Мах	Unit		
Transmitter							
Center Wavelength	L1	1264.5		1277.5	nm		
Center Wavelength	L2	1284.5		1297.5	nm		
Center Wavelength	L3	1304.5		1317.5	nm		
Center Wavelength	L4	1324.5		1337.5	nm		
Center Wavelength	L5	1264.5		1277.5	nm		
Center Wavelength	L6	1284.5		1297.5	nm		
Center Wavelength	L7	1304.5		1317.5	nm		
Center Wavelength	L8	1324.5		1337.5	nm		
SMSR	SMSR	30			nm		
Average Launch Power,each lane	Pout	-6.5		2.5	dBm		
Average Launch Power (total)	P _{tatal}			8.5	dBm		
Outer Optical Modulation Amplitude, each lane	OMA _{out}	-4		2.5	dBm		
Launch power in OMA minus TDP,each lane	O-T	-5			dBm		
Transmitter and dispersion penalty (TDP),each lane	TDP			3.0	dB		
Average launch power of off transmitter, each lane	Poff			-30	dBm		
Outer Extinction Ratio	ER	3.5			dB		
Optical Return Loss Tolerance	ORLT			20	dB		
Transmitter reflectance	TR			-12	dB		
Rec	eiver						
Center Wavelength	L1	1264.5		1277.5	nm		
Center Wavelength	L2	1284.5		1297.5	nm		
Center Wavelength	L3	1304.5		1317.5	nm		
Center Wavelength	L4	1324.5		1337.5	nm		
Center Wavelength	L5	1264.5		1277.5	nm		
Center Wavelength	L6	1284.5		1297.5	nm		
Center Wavelength	L7	1304.5		1317.5	nm		
Center Wavelength	L8	1324.5		1337.5	nm		
Damage threshold	Rdam	3.5			dBm		
Average Receive Power (each lane)	Pin	-11.5		2.5	dBm		
Receiver Power (OMA _{outer}) (each lane)	OMA _{out}			2.5	dBm		
Receiver reflectance	Pref			-26	dB		
Stressed Receiver Sensitivity(OMA _{outer}) (each lane)	Sens			-7.3	dBm		
Receiver Sensitivity (OMA _{outer}) (each lane) Note3	Sen			-10	dBm		

Note:

Note3. Receiver sensitivity (OMA), each lane (max) at 5 x 10-5 BER is a normative specification.



Pin Description

Optical Interconnection Design Innovator

Table 1- Pad Function Definition

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-0	Rx4n	Receiver Inverted Data Output	3B	
25	CML-0	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-O	ModPrsL	Module Present	3B	
28	LVTTL-O	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	LPMode	Low Power mode;	3B	
32		GND	Ground	1B	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1



深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

www.gigalight.com

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes	
39		GND	Ground	1A	1	
0	CML-I	Tx6n	Transmitter Inverted Data Input	3A		
1	CML-I	Тх6р	Transmitter Non-Inverted Data Input	3A		
2		GND	Ground	1A	1	
3	CML-I	Tx8n	Transmitter Inverted Data Input	3A		
4	CML-I	Тх8р	Transmitter Non-Inverted Data Input	3A		
5		GND	Ground	1A	1	
6		Reserved	For future use	3A	3	
7		VS1	Module Vendor Specific 1	3A	3	
18		VccRx1	3.3V Power Supply	2A	2	
9		VS2	Module Vendor Specific 2	3A	3	
0		VS3	Module Vendor Specific 3	3A	3	
1		GND	Ground	1A	1	
2	CML-0	Rx7p	Receiver Non-Inverted Data Output	3A		
3	CML-0	Rx7n	Receiver Inverted Data Output	3A		
4		GND	Ground	1A	1	
5	CML-0	Rx5p	Receiver Non-Inverted Data Output	3A		
6	CML-0	Rx5n	Receiver Inverted Data Output	3A		
7		GND	Ground	1A	1	
8		GND	Ground	1A	1	
9	CML-0	Rx6n	Receiver Inverted Data Output	3A		
50	CML-0	Rx6p	Receiver Non-Inverted Data Output	3A		
1		GND	Ground	1A	1	
2	CML-0	Rx8n	Receiver Inverted Data Output	3A		
3	CML-0	Rx8p	Receiver Non-Inverted Data Output	3A		
54		GND	Ground	1A	1	
5		NC	No Connect 3A			
6	3	Reserved	For future use	3A	3	
57		VccTxl	3.3V Power Supply	2A	2	
58		Vcc2	3.3V Power Supply	2A	2	
59	LVTTL-I	ePPS	Precision Time Protocol (PTP) reference clock input	3A	3	
0		GND	Ground	1A	1	
1	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A		
2	CML-I	Tx7n	Transmitter Inverted Data Input	3A		
3		GND	Ground	1A	1	
4	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A		
5	CML-I	Tx5n	Transmitter Inverted Data Input	3A	0.1-0-	
6		GND	Ground	1A	1	
ote omm ote omm	on within ntial unl on ground	DD uses co the QSFP- less otherw plane.	mmon ground (GND)for all signals and suppl DD module and all module voltages are refe vise noted. Connect these directly to the h	y (power). renced to t lost board s	All are his ignal-	
equ n T onn ate	irements able 7. ected wit d for a m	defined fo VccRx, Vcc hin the mo maximum cur	Vccl, Vcc2, VccTx and VccTx1 shall be appl or the host side of the Host Card Edge Conr Rx1, Vcc1, Vcc2, VccTx and VccTx1 may be i odule in any combination. The connector Vcc crent of 1000 mA.	nector are l Internally pins are e	isted ach	
e t eft n i ote	erminated unconned mpedance 4: Plug	with 50 C ted within to GND that Sequence a	cific, Reserved, No Connect and ePPS (if no Ohms to ground on the host. Pad 65 (No Cor I the module. Vendor specific and Reserved at is greater than 10 kOhms and less than 1 specifies the mating sequence of the host o	nect) shall 1 pads shall 100 pF. connector an	be have d	
ont	act seque	ence A will	3 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for make, then break contact with additional occur simultaneously, followed by 2A,2B,	QSFP-DD pad	ls.	





Bottom side viewed from bottom







ModSelL Pin

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state.

LPMode Pin

LPMode is an input signal. The LPMode signal shall be pulled up to Vcc in the QSFP-DD module. LPMode is used in the control of the module power mode. See CMIS Section 6.3.1.3.

ModPrsL Pin

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module. The ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module is physically absent from the host connector due to the pull-up resistor on the host board.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and shall be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.





Figure3. Host Board Power Supply Filtering

Optical Interface Lanes and Assignment

The optical interface port is Dual Duplex LC connector.



Figure 4. Optical Receptacle

DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all Gigalight QSFP DD products. A 2-wire serial interface is provided for user to contact with module.

Memory Structure and Mapping

Due to eight-bit addresses limited, the management memory that can be directly accessed by the host to 256 bytes, which is divided in Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh).



A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space. The addressing structure of the additional internal management memory is shown in Figure 5. The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a bank of pages with the same Page number exists). This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed. **Note**: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 8 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.

Supported Pages

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.

In particular, support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 8 lanes, and each additional bank provides support for additional 8 lanes. Note, however, that the allocation of information over the banks may be page specific and may not to be related to grouping data for 8 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages



深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.



Figure 5. QSFP DD Memory Map



www.gigalight.com

Optical Interconnection Design Innovator

Mechanical Dimensions







Figure6. Mechanical Specifications

Regulatory Compliance

Gigalight GQD-SPO201-CIR4C transceivers are Class 1 Laser Products. They are certified per the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3 rd Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment (EU)2015/863
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013



FCC FCC Part 15, Subpart B; ANSI C63.4-2014

References

- **QSFPDD MSA** 1.
- CMIS4.0 2.
- CWDM4 MSA 3.
- Directive 2011/65/EU of the European Parliament and of the Council, "on the restriction of the use of certain 4. hazardous substances in electrical and electronic equipment," July 1, 2011.

CAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering information

Part Number	Product Description		
GQD-SPO201-CIR4C	QSFP DD, 200G 2x CWDM4, 2km over SMF, power consumption <6.5W, dual duplex LC receptacles.		

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

E-mail: sales@gigalight.com Official Site: www.gigalight.com

Revision History

Revision	Date	Description
V0	26-Oct-2023	Advance Release.